## 65CE02 MICROPROCESSOR

## DESCRIPTION

The Cornmodore 65CE02 is an enhanced version of the popular 8-bit 6502, designed with entirely new internal architecture and manufactured in 2-micron, double-level-metal, CMOS technology for high speed and low power consumption. The 65CE02 is code (*) and pin compatible with existing 6502/65C02's.
The instruction set has been streamlined, removing most 'dead' cycles which occurred due to page boundaries and micro-code pipelines, allowing existing code to run up to $25 \%$ faster. Additional instructions and addressing modes allow even greater program efficiency. Add to this operational speeds of up to 10 MHz ( 100 ns instruction cycles) and the 65CE02 is capable of a $350 \%$ decrease in program execution time compared to a standard 4 MHz 6502.

The 65CE02 provides the system designer with a high performance, low power microprocessor, while retaining downward compatibility with the existing family of microprocessor support devices.
(*) Application programs should be analyzed to see if they contain timing loops or previously undefined opcodes.

## FEATURES

- CMOS technology for low power consumption
- 0-10 MHz operating speeds
- Single +5 V supply required
- Eight-bit parallel processing
- Code compatible with existing 6502/65C02
- Execution times independent of page boundary crossings
- Executes existing 6502/65C02 code in up to $25 \%$ fewer cycles
- 16 -bit stack pointer with two modes of operation
- fuil 16 -bit pointer
- page programmable 8-bit pointer
- Base page register allows relocation of 'zero' page
- Three index registers: $X, Y, Z$
- Maskable \& non-maskabie interrupt capability
- 64 K byte memory address space
- Direct memory access (DMA) capability
- 'Ready' input
- On-chip clock generates $\varnothing_{1} / \nabla_{2}$
- Ennanced instruction set
- 24 new instructions, for a total of 92
- 46 new op codes, for a total of 256
- Three new addressing modes
- Cross-assembler and iow cost hardware emulato: available

| FIGURE 1 PIN CONFIGURATION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SS }}$ | 1 |  | 40 | $\overline{\text { RES }}$ |
| RDY | 2 |  | 39 | $\varnothing_{2}$ |
| $\varnothing_{1}$ | 3 |  | 38 | So |
| TRQ | 4 |  | 37 | $\varnothing_{0}$ |
| N. | 5 |  | 36 | N.C. |
| $\overline{\text { NMI }}$ | 6 |  | 35 | N.C. |
| SYNC | 7 |  | 34 | R/W |
| $\mathrm{V}_{\mathrm{CC}}$ | 8 |  | 33 | $\mathrm{D}_{0}$ |
| $A_{0}$ | 9 |  | 32 | $\mathrm{D}_{1}$ |
| $A_{1}$ | 10 | 65CE02 | 31 | $\mathrm{D}_{2}$ |
| $A_{2}$ | 11 |  | 30 | $\mathrm{D}_{3}$ |
| $A_{3}$ | 12 |  | 29 | $\mathrm{D}_{4}$ |
| $A_{4}$ | 13 |  | 28 | $\mathrm{D}_{5}$ |
| $A_{5}$ | 14 |  | 27 | $\mathrm{D}_{6}$ |
| $A_{6}$ | 15 |  | 26 | $\mathrm{D}_{7}$ |
| $A_{7}$ | 16 |  | 25 | $\mathrm{A}_{15}$ |
| $A_{8}$ | 17 |  | 24 | $\mathrm{A}_{14}$ |
| $\mathrm{Ag}^{\text {g }}$ | 18 |  | 23 | $A_{13}$ |
| $A_{10}$ | 19 |  | 22 | $A_{12}$ |
| $A_{11}$ | 20 |  | 21 | VSS |

## SUMMARY OF 65CE02 ENHANCEMENTS

The 65CE02. upon reset. configures itsel tke any present CMOS 6502 processor. with the exceotion that many instructions require tewer cycles This results in programs that execute in less time than older versions even at the same clock frequency

The stack pointer has been expanded 1016 bits. but can be used in two different ways. it can be used as a full 16-bit (word) stack pointer, or as an 8-bit (byte) pointer whose stack page is programmable On reset. the byte mode is selected with page 01 set as the stack page, maintaining 6502 and 65C02 compatibility

The zero page is alsc programmable via a new register, the " B " or "Base Page" register On reset. this register is cleared. thus giving a true "zero" page. The user can then re-define any page in memory as the "zero" page.

A third index register. " $Z$ ". has been addec :o increase flexiblitity in data manipulation This tegister is cleared on reset. providing STZ instruction compatibility with the 65C02

All branching instructions have been expandec io include a word relative addressing mode which allows branching anywhere within the 64 K memory space. A new word relative branch to subroutine aids the programmer in creating re-locatable code modules. resulting in increased software fiexibility.

Also included is an addressing mode which facilitates parameter passing to subroutines. Parameters and/or pointers to data arrays can be passed to a subroutine via the stack, and a special return instruction will fix the stack pointer when the subroutine is finished
The BIT (IMMEDIATE) test will set the $N$ and $V$ flags with valid states. which was not the case with earlier 65 CO 2 s . The BCD arithmetic instructions modity the $N, Z$. $V$. and $C$ flags correctly. as was not the case in the 6502

The following is a list of opcodes that have been added to the 210 previously defined MOS, Rockwell. and GTE opcodes.

## 1. Branches and Jumps

| BPL | label | word-relative |
| :--- | :--- | :--- |
| BMI | label | word-relative |
| BRU | label | word-relative (BRA) |
| BVC | label | word-relative |
| BVS | label | word-relative |
| BCC | label | word-relative |
| BCS | label | word-relative |
| BNE | label | word-relative |
| BEQ label | word-relative |  |
| BSR | label | Branch to SubRoutine (word relative) |
| JSR | (ABS) | Jump to SubRoutine absolute indirect |
| JSR | (ABS, X) | Jump to SubRoutine absolute indirect. $X$ |
| RTN |  | ReTurN trom Subroutine and adjust stack <br> pointer |

## 2. Arithmetic Operations

| NEG A | NEGatefor2 scomplementlaccumulator |
| :--- | :--- | :--- |
| ASR A | Arithmetic Snift Aignt: accumulator or |
| ASR BP | memory |
| ASR BP.X |  |

NEGate for 2 s complement accumulator

ASR memory

INW BP
DEW BP
INZ
DEZ
ASW ABS
AOW ABS
ORA (BP). Z
AND (BP), Z
EOR (BP). Z
ADC (BP) Z
CMP (BP) Z
SBC (BP). Z
CPZ IMM
CPZ BP
CPZ ABS

INcrement Word DEcrement Word
iNcrement $Z$ register DEcrement $Z$ register
Arithmetic Snift left Wora ROtate left Word
formerly ( $Z P$ ) non-indexed that
are now indexed by $Z$ register
3. Loads, Stores, Pushes, Pulls and Transfers

LDA (BP). Z formerly (ZP)
LDZ IMM LoaD $Z$ register immediate.
LDZ ABS absolute
LDZ ABS. $X$ absolute. $X$.
LDA (d. SP). Y LoaD Accum via stack vector indexed byY
STA (d. SP). Y and Store
STX ABS. $Y$ STore $X$ Absolute $Y$
STY ABS, $X \quad$ STore $Y$ Absolute, $X$
STZ BP
STZ ABS
STZ BP. $X$
STZ ABS. $X$
STA (BP), Z formerly (ZP)
CLE
SEE
PHW IMM
PHW ABS
PHZ
PLZ
TAZ
TZA
TAB

TBA

TSY
TYS Transter $Y$ register to Stack pointer high byte

## 4. Special Instructions

AUG
AUGment Instruction (4-byte NOP. reserved tor tuture expansion)

FIGURE 2
65CE02 FUNCTIONAL BLOCK DIAGRAM


## FUNCTIONAL DESCRIPTION

Figure 2 shows the block diagram of the 65CE02 CPU's internal architecture. This diagram supports the following description of the device's major elements.

## Clock

The clock circuitry accepts the external $\varnothing_{0}$ clock rate and from it generates all required internal clock control signals. It provides the externa! $\varnothing_{1}$ and $\nabla_{2}$ signals from which all inputs and outputs are referenced.

## Micro Program Counter, Micro Code ROM and Logic PLA

This block controls and implements the opcode sequences

## Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations are executed in the ALU The ALU has no internal memory and all operational outputs are directed to the internal register/counter specified by the opcode.

## Accumulator

The accumulator is a general purpose 8-bit computational register used for arithmetic and Boolean • functions. It can not be used for indexing.
Index Registers ( $\mathbf{X}, \mathbf{Y}, \mathbf{Z}$ )
There are three 8 -bit index registers which may be incremented, decremented, compared or used to provide an index value to generate an effective address. The newly added $Z$ register is cleared upon RESET allowing code compatibility with the 65C02.

When executing an instruction which specifies indexed addressing, the CPU fetches the OP code and the base address, and modifies the address by adding the index register value to it prior to performing the desired operation. Pre- or post-indexing of indirect addresses is possible (see addressing modes).

## Base Page Register (B)

The Base Page register contains the value of the high order address byte used in the base page (formerly zero page') addressing modes. This register is programmable. via the TAB instruction, aliowing any page in memory to function as the base page. On reset, the B register is cleared, initially providing a true "zero page"

## Processor Status Register ( $\mathbf{P}$ )

The 8-bit status register contains the values of the 8 status flags. Some flags are controlled by the program. while others are controlled by both the program and the ALU. One additional flag is present which enables extended ( 16 -bit) stack pointer operation. The flags can be tested by a number of conditional branch instructions

## Address Counters (ABL and ABH) and Address Registers (ADL and ADH)

These registers are used to provide the 16 -bits of addressing information tor memory and $1 / O$ exchanges A unique design feature allows $A D L$ and $A D H$ to store indirect address vectors whie ABL and ABH function as counters, thus relieving the ALU from internal address fetches and increasing througnput

## Stack Pointer Counter (SPH and SPL)

The stack pointer is a 16 bit register that can operate in two modes. It can be programmed to be either an 8 -bit page programmable pointer, or a full 16 -bit pointer. The processor status $E$ bit selects the 8 -bit mode when set. and selects the 16 -bit mode when reset.

Upon reset, the 65CE02 will be configured in the 8 -bit page-programmable mode. with the stack page set to 01. This maintains compatibility with earlier 6502 products. The programmer can quickly change the detault stack page by loading the $Y$ register with the desired page and transferring its contents to the stack pointer high byte, using the TYS opcode The 8-bit stack * pointer can be set by loading the $X$ register with the desired value, and transferring its contents to the stack pointer low byte, using the TXS opcode.

To select the 16 -bit stack pointer mode, the user must execute a CLE (for CLear Extend disable) opcode. Setting the 16 -bit pointer is done by loading the $X$ and $Y$ registers with the desired stack pointer low and high bytes, respectively. and then transferring their contents to the stack pointer using TXS and TYS. To return 108 bit page mode. simply execute a SEE (SEt Extend disable) opcode.

## CAUTION

When using interrupts, and BOTH stack pointer bytes are to be changed. do NOT put any code between the TXS and TYS opcodes. Taking thus precaution will prevent any interrupts from occurring between the setting of the two stack pointer bytes, thus preventing the writing of stack data to an incorrect area.

## Program Counter (PCL and PCH)

This 16 -bit up counter determines the area of memory from which program information will be fetched. The user can modify the contents with jumps, branches.
subroutine calls, or returns. It is set initially, and by interrupts, from vectors at memory addresses FFFA through FFFF (hex). See $\overline{\mathrm{RQ}}$. NMI and RESET below.

## SIGNAL DESCRIPTIONS

## Clock Signals

The 65CE02 requires an external. TTL-level $\varnothing_{0}$ clock Two full level ciocks $\left(\nabla_{1}\right.$ and $\left.\boldsymbol{\Omega}_{2}\right)$ are generated by the 65 CE02 $\theta_{2}$ in phase with $\varnothing_{0}$. and $\varnothing_{1} 180$ degrees out of phase with $\varnothing_{0}$. The input clock may be stopped in either phase to place the CPU into standby mode.

For non-critical timing applications, a simple RC or crystal network may be connected between $\varnothing_{0}$ (in) and $\varnothing_{1}$ (out)

## Address Bus

$\mathrm{A}_{0}-\mathrm{A}_{15}$ forms a 16 -bit address bus for memory and 1/O exchanges on the data bus The output of each address line is TTL compatible. capable of driving two standard TTL loads and 55pF

## Data Bus

$\mathrm{D}_{\mathrm{C}}-\mathrm{D}_{7}$ torm an 8-bit Dictrectional data bus for cata excharges to and trom ine 65CE02 and permheral devices The output butfers are capable of driving two standard TTL loads anc 55pF This bus is tristated during read operations, during $\nabla_{2}$ low time and throughout any cycle where RDY is pulled low prior to $\partial_{2}$ rising

## Interrupt Request (IRO)

This active-low input requests that an interrupt sequence begin within the microprocessor. If the interrupt mask flag ( 1 ) in the status register is zero. an interrupt sequence will begin with the first SYNC after a multiple-cycle opcode. The program counter and processor status register are then stored on the stack and the interrupt mask flag is set so that no further IRO's may occur. The program counter low byte ( PCL ) is then loaded from address FFFE, and the high byte ( PCH ) from FFFF. Program execution will continue from the vector located at these addresses.

## Non-Maskable Interrupt ( $\overline{\mathrm{NMII} \text { ) }}$

The NMI input cannot be masked by the processor status register I flag and will cause an interrupt after receiving a high to low transition. This interrupt sequence will begin with the first SYNC after a multiple-cycle opcode. The two program counter bytes, PCH and PCL. and the processor status register $P$. are pushed onto the stack. The program counter bytes PCL and PCH are then loaded from memory addresses FFFA and FFFB. respectively. Program execution will then continue from the vector located at these addresses.

## INTERRUPT NOTES

1. Since $\overline{\mathrm{NMI}}$ is non-maskable, another $\overline{\mathrm{NMI}}$ can occur before the first is finished. Care should be taken to avoid this.
2. The RDY signal must be high to insure $\overline{\mathbb{R Q}}$ is recognized. The $\overline{N M I}$ input is edge activated and the 65CE02 will remember an $\overline{\mathrm{NMI}}$ event, even if it is prevented from acting upon it by deasserting RDY.
3. A 3 K ohm external pull-up resistor should be used for proper wire-OR operation.

## Ready (RDY)

This input signal allows the user to single-cycle the microprocessor on all cycles including write cycles. A negative transition during or coincident with $\varnothing_{1}$ will halt the microprocessor with the output acdress lines reflecting the current address. This condition will remain throughout subsequent $\nabla_{2}$ cycles in which the RDY signal is held 'low. The RDY feature allows microprocessor interfacing with low speed memory as weil as Direct Memory Access (DMA).

## Read/Write ( $R / \bar{W}$ )

The R/W output signal remains in the 'hign' state while the 65CE02 is reading data from memory or peripherals on the 8-bit data bus. When Tow valic output data is available on the data bus.

## Set Overtlow ( $\overline{\mathbf{S O}}$ )

A negative transiticn on this input sets the overtiow bit (V) in the processe: status register The signal is sampled on the nising edge of $\nabla_{2}$

## Reset ( $\overline{\text { RES }}$ )

The $\overline{R E S}$ input instantly resets the 65CE02. $\overline{\operatorname{RES}}$ should be held low for at least 2 clock cycles after $V_{\text {DD }}$ reaches operating voitage during power-up. Likewise. after the system has been operating, a low on this line will cease microprocessing activity. A positive transition on this pin begins an initialization sequence lasting six clock cycles.

The stack pointer is set to "byte" mode and the stack page is set to page 01 . The $B$ and $Z$ registers are cleared * and the processor status bits $E$ and I will be set. The program counter is loaded with the restart vector from locations FFFC (low byte) and FFFD (high byte). This is the startup location for program control. During normal operation. $\overline{\mathrm{RES}}$ should be held high

## Synchronize (SYNC)

The SYNC output signal identifies those cycles in which the microprocessor is fetching OP CODE data. The SYNC line goes high' during $\Omega_{1}$ of an OP CODE fetch and stays "high' for the remainder of that cycle. It the RDY line is pulled 'low' during the $\boldsymbol{\Omega}_{1}$ pulse in which SYNC went high, the processor will stop and remain in its current state until the RDY line goes 'high'. In this manner, the SYNC signal can be used to control RDY for single instruction execution.

## ADDRESSING MODES

The 65CE02 has 18 addressing modes ( 3 more than the 65C02, and 5 more than the 6502). The bracketed expression following the title of the mode is used later to identity the addressing mode in the Instruction Set Op Code Matrix and Summary tables.

## Immediate [IMM]

- In immediate addressing the second byte of the instruction contains the operand, with no further memory addressing required. (PHW -PusH Word-requires a third byte).


## Absolute [ABS]

In absolute addressing. the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus the absolute addressing mode ailows access to the entire 64 K bytes of addressable memory

## Base Page [BP]

The base page mode allows for shorter code ard execution time by using the contents of the base page register as the high order address byte. This differs from the previous Zero Page addressing mode in that the zero page' may now be relocated, thus making memory mapping more flexible and coding more efficient

## Accumulator [ACCUM]

This form of addressing is represented with a c-ミ-byte instruction mplying an operation on the accumb $\equiv$ :er

## Implied [IMPL]

In the implied addressing mode the address containing the operand is implicitily stated in the operation code of the instruction
Base Page Indexed [BP, X or BP, Y] (note 1)
This form of base page addressing calculates the effective low order address byte by adding the second instruction byte to the contents of the indexing register ( $X$ or $Y$ ). The high order byte is specified by the contents of the base page register. Additionally. due to the nature of "base page" addressing, no carry is added to the high order byte and page boundary crossing does not occur
Absolute Indexed [ABS, $X$ or ABS, $Y$ ]
This mode torms the ettective acdress by adding the contents of $X$ (or $Y$ ) to the address contained in the second and third bytes of the instruction The incex register contains the index or count value and the instruction specifies the base address
Indexed Indirect [(BP, X)] (note i)
In incexed indirect addressing. the second byte of the, instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location in Base Page whose contents are the low order eight bits of the effective address. The next memory location in Base Page contains the high order eight bits of the effective address.

Indirect Indexed [(BP), Y or (BP), Z] (notes 1. 2) In indirect indexed addressing, the second byte of the instruction points to a memory location in Base Page. The contents of this location and the $Y$ (or $Z$ ) index register are added, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next Base Page memory location, providing the high order eight bits of the effective address.
Stack Vector Indirect Indexed [(D, SP), Y] (note 3)
This new mode is similar to indirect indexed addressing. The Stack replaces the Base Page and the second instruction byte specities the displacement from the current stack pointer location rather than the location within Base Page.

The contents of this displaced stack location are added to the contents of the $Y$ index register. the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next $(\mathrm{D}+1)$ stack location. the result being the high order eight bits of the effective address.

## Relative - Byte [REL]

Relative addressing is used only with branch instructions and establishes the destination for the branch. The second byte of the instruction is the "oftset whose range is -128 to 127 bytes and is added to the address of the instruction following the branch.

Relative - Word [WREL] (note 3)
Similar to above but uses the second and third bytes as the 'offset'. The range of the offset is -32768 to +32767 bytes relative to the address of the third instruction byte (not the next instruction).

## Absolute Indirect [(ABS)]

In the ABS mode the second and third bytes of the instruction respectively contain the lower and upper eight bits of a memory location. The content of this memory location is the low order byte of the effective address The next memory location contains the high order byie of the effective address.
Base Page Relative [BP REL] (notes 1. 4)
Thus mode is used only with the bit-test branch instructions (BBS and BCC). The second byte of the instruction specifies the iow order byte of Base Page memory to be tested. The third byte of the instruction is the offset. whose range is -128 to 127 bytes, referenced to the location of the next instruction.
Indexed Absolute Indirect [(ABS,X)] (note 4)
In this addressing mode the contents of the second and third instruction bytes are added to the X register. The sixteen bit result is a memory address containing the effective low order address byte. The next memory location contains the high order byte of the effective address.
note 1 - referenced to base page, not necessarily zero page.
$2-(\mathrm{BP}) . \mathrm{Z}$ is a new addressing mode allowing indexing from the new $Z$ register, it can also be used as the 65C02 uses (IND) by setting base page $=$ zero page, and the contents of $Z$ to SOO (default condition after RESET).
3 - new addressing mode not available on 65C02 or 6502
4 - not available on 6502

LSD


## DC CHARACTERISTICS

## Absolute Maximum Ratings

Stresses above those listed may cause permanent damage to the circuit. Functional operation of the device at these or any conditions other than those indicaied in the Operating Conditions of this specification is not implied. Exposure to the maximum ratings for extended periods may adversely affect device reliability

| Characteristic | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Ambient temperature <br> under bias <br> Siorage temperature | -25 | +125 | deg C |
| Applied Supply voltage | -65 | +125 | deg C |
| Applied output voltage | -0.5 | +70 | volts |
| Applied nput voltage | -0.5 | +5.5 | volts |

## Operating Conditions

All electrical characteristics are specified over the entire rance of the operating conditions unless otherwise noted. All voltages are referenced to $\mathrm{V}_{\mathrm{SS}}=00 \mathrm{~V}$

| Condition | Min | Max | Units |
| :--- | :--- | :--- | :--- |
| Supply voltage (VDD) | 4.5 | 5.5 | voits |
| Free air temperature | 0 | 70 | deg $C$ |

Interface Characteristics

| Characteristic | Symbol | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Level Input Low Level Input Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IN}} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & -0.5 \\ & -10 \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\text {DO }} \\ 0.8 \\ 10 \end{gathered}$ | Volts <br> Volts <br> $\mu$ Amps | $0.0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {DD }}$ |
| Output High Level Output Low Level | VOH <br> $\mathrm{V}_{\mathrm{OL}}$ | 2.4 | $0.4$ | Volts Volts | $\begin{aligned} & \text { lload }=-200 \mu \mathrm{~A} \\ & \text { lload }=3.2 \mathrm{~mA} \end{aligned}$ |
| Supply Current | $1{ }^{1}$ | $\cdot$ | $\begin{gathered} 10 \\ 3.5 \end{gathered}$ | $\mu \mathrm{Amps}$ $\mathrm{mA} / \mathrm{MHz}$ | standby active |
| Input Capacitance Output Capacitance | $\mathrm{Cin}_{\text {IN }}$ COUT | - | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{f}=4 \mathrm{MHz}$ |

65CE02 TIMING SPECIFICATION

| Parameter | Symbol | 2 MHz |  | 4 MHz |  | 6 MHz |  | 8 MHz |  | 10 MHz |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIIN | MAX | MIN | MAX | MIN | MaX |
| Cycle time | ${ }^{1} \mathrm{CYC}$ | 500 |  | 250 |  | 167 |  | 125 |  | 100 |  |
| Ext Clk Wicth Low | ${ }_{\text {tPWXL }}$ | 230 |  | 115 |  | 75 |  | 55 |  | 45 |  |
| Ext Cik Width High | ${ }^{\text {tPWXH }}$ | 230 |  | 115 |  | 75 |  | 55 |  | 45 |  |
| Ext low to $\varnothing_{2}$ low | ${ }^{\text {XD2 }}$ | 5 | 40 | 5 | 30 | 5 | 30 | 5 | 30 | 5 | 25 |
| $\varnothing_{2}$ low to $\varnothing_{1}$ high | ${ }^{1} 2 \mathrm{D} 1$ | - 20 | 20 | - 15 | 15 | - 10 | 10 | - 10 | 10 | - 10 | 10 |
| $\theta_{2}$ Cik Rise. Fall | ${ }^{\text {R }}$. $t_{F}$ |  | 20 |  | 15 |  | 10 |  | 10 |  | 10 |
| Ext Signal Rise. Fall | ${ }^{1} \times R \cdot{ }^{\text {t }} \times \mathrm{F}$ |  | 20 |  | 15 |  | 10 |  | 10 |  | 10 |
| Read/Write Setup | ${ }^{\text {traws }}$ |  | 50 |  | 40 |  | 35 |  | 30 | 5 | 25 |
| Read/Write Hold | ${ }^{\text {thaw }}$ | 15 |  | 15 |  | 10 |  | 10 |  | 5 | 15 |
| Address Setup | ${ }^{\text {t }}$ ADS |  | 50 |  | 40 |  | 35 |  | 30 | 5 | 25 |
| Address Hoic | ${ }_{\text {tha }}$ | 15 |  | 15 |  | 10 |  | 10 |  | 5 | 15 |
| Reac Access | ${ }_{\text {taCC }}$ | 390 |  | 170 |  | 102 |  | 70 |  | 55 |  |
| Read Data Setup | tosu | 60 |  | 40 |  | 30 |  | 25 |  | 20 |  |
| Read Data Hold | thr | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  |
| Write Data Delay | $\mathrm{i}_{\mathrm{MDS}}$ |  | 100 |  | 50 |  | 40 |  | 35 | 20 | 30 |
| Write Data Hold | HW | 15 |  | 15 |  | 10 |  | 10 |  | 5 | 15 |
| SYNC Jec. | 'SYNC' |  | 50 |  | 40 |  | 35 |  | 36 | 5 | 25 |
| RDY SO IRC VMI SE:C | Scs | 50 |  | 30 |  | 80 |  | 25 |  | 20 |  |
|  | Or | 30 |  | 25 |  | 2こ |  | 20 |  | 20 |  |

65CE02 TIMING DIAGRAM


| HSTRUCTIONS |  | ADOMESSING MODES |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minemonk | Operation | Inam |  | Aes |  | ${ }^{8 P}$ |  |  | ACCUM |  |  | HMPL |  |  | （BP，$x$ ） |  | （BP），Y |  | （BP） 2 |  | （D，SP），Y |  |  |
|  |  | OP | N＊ | 09 | N＊ | OP | N | ＊ |  | N | ， | 00 | m | ＊ | $0 \cdot$ | $N$＊ | OP | $N$＊ | 0 O | N | $0 \cdot$ | N | ＊ |
| $\begin{aligned} & \text { ADC } \\ & \text { AND } \\ & \text { ASL } \\ & \text { ASA } \end{aligned}$ | $\begin{aligned} & A-M-C-A \\ & A-M-A \\ & C-M, G-O \\ & M T-M, M-C \end{aligned}$ |  | $\begin{array}{ll} 2 & 2 \\ 2 & 2 \end{array}$ | $\begin{aligned} & 60 \\ & 20 \\ & 0 E \end{aligned}$ | $\begin{array}{ll} \hline 4 & 3 \\ 4 & 3 \\ 5 & 3 \end{array}$ | 65 25 66 44 | 3 3 4 4 | 2 2 2 2 2 |  | 1 2 | 1 |  |  |  |  | $\begin{array}{ll} 5 & 2 \\ 5 & 2 \end{array}$ | $\begin{aligned} & 71 \\ & 31 \end{aligned}$ | $\begin{array}{ll} 5 & 2 \\ 5 & 2 \end{array}$ | $\begin{aligned} & 72 \\ & 32 \end{aligned}$ | $\begin{array}{ll} 5 \\ 5 \end{array}$ |  |  |  |
| $\begin{aligned} & \text { ASW } \\ & \text { AUG } \\ & \text { BIT } \\ & \text { Bea } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C}-/ 15 . . . V-0 \\ & \text { No Operation } \\ & \text { A and. M } \\ & \text { Branch on Bit Reset } \end{aligned}$ |  | 22 |  |  |  | 4 | 2 |  |  |  | $5 C$ | ＊ | 4 |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { BBS } \\ & \text { BCC } \\ & \text { BCS } \\ & \text { BED } \end{aligned}$ | Branch on Bit Set <br> Branch on $\mathrm{C}=0$ <br> Branch on $C=1$ <br> Branch on $Z=1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BMI <br> ONE <br> BPT <br> BRK | ```Branch on N =1 Branch on Z=0 Branch on N=0 gaeak``` |  |  |  |  |  |  |  |  |  |  |  | $t$ | 2 |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { BAU (BRA) } \\ & \text { GSR } \\ & \text { BVC } \\ & \text { BVS } \\ & \hline \end{aligned}$ | BRanch Unconditional <br> Eranch to SubRoutine <br> Branch on $V=0$ <br> Branch on $\mathrm{V}=1$ |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { CLC } \\ & \text { CLD } \\ & \text { CLE } \\ & \text { CLI } \end{aligned}$ | $\begin{aligned} & 0-C \\ & 0-D \\ & 0-E \\ & 0-1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  | 18 <br> 08 <br> 02 <br> 58 <br> 8 | 1 1 2 2 | 1 1 1 |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { CLV } \\ & \text { CMP } \\ & \text { CPX } \\ & \text { CPY } \end{aligned}$ | $\begin{aligned} & O-Y \\ & A-M \\ & X-M \\ & Y-M \end{aligned}$ | CO <br> EO <br> CO | $\begin{array}{ll} 2 & 2 \\ 2 & 2 \\ 2 & 2 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{CD} \\ & \mathrm{EC} \\ & \mathrm{CC} \end{aligned}$ | $\begin{array}{ll} 4 & 3 \\ 4 & 3 \\ 4 & 3 \end{array}$ | Cs <br> ES <br> $\mathrm{C4}$ |  | 2 |  |  |  | 日 | 1 | 1 | Cl | 52 | D1 | 52 | 02 | 52 |  |  |  |
| $\begin{aligned} & \text { CPZ } \\ & \text { DEC } \\ & \text { DEW } \\ & \text { DEX } \end{aligned}$ | $\begin{aligned} & Z-M \\ & M-1-M \\ & M w-1-M w \\ & X-1-X \end{aligned}$ |  | 22 |  | $\begin{array}{ll} 4 & 3 \\ 5 & 3 \end{array}$ | $\begin{aligned} & \mathrm{D4} \\ & \mathrm{C} \\ & \mathrm{C3} \end{aligned}$ | 3 4 6 | 2 2 |  | 1 | 1 |  |  | 1 |  |  |  |  |  |  |  |  |  |
| DEY <br> DEZ <br> EOR <br> INC | $\begin{aligned} & Y-1-Y \\ & Z-1-Z \\ & A . \text { exclu or. } M-A \\ & M+1-M \end{aligned}$ | 49 | 22 | EE | $\begin{array}{ll} 4 & 3 \\ 5 & 3 \\ \hline \end{array}$ | $\begin{aligned} & 45 \\ & \text { E6 } \\ & \hline \end{aligned}$ | $3$ | $2$ |  | 1 | 1 |  |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  | 52 |  | 52 |  | 52 |  |  |  |
| INW INX INY INZ | $\begin{aligned} & M w+1-M w \\ & X=1-X \\ & Y+1-Y \\ & Z+1-Z \\ & \hline \end{aligned}$ |  |  |  |  |  | 6 | 2 |  |  |  |  |  | 1. |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { JMP } \\ & \text { JSR } \\ & \text { LDA } \\ & \text { LDX } \end{aligned}$ | JuMP to new location Jump to SubRoutine $\begin{aligned} & M-A \\ & M-X \\ & \hline \end{aligned}$ |  | $\begin{array}{ll} 2 & 2 \\ 2 & 2 \\ \hline \end{array}$ | 4 C <br> 20 <br> AD <br> AE | 3 3 <br> 5 3 <br> 4 3 <br> 4 3 |  | $\begin{aligned} & 3 \\ & 3 \\ & \hline \end{aligned}$ | 2 |  |  |  |  |  |  |  | 52 |  | 52 | 82 | 52 | E2 | 6 | 2 |
| LDY <br> LOZ <br> LSA <br> NEG | $\begin{aligned} & M-Y \\ & M-Z \\ & O-A-O-C \\ & I-A-A \end{aligned}$ |  | $\begin{array}{ll} 2 & 2 \\ 2 & 2 \end{array}$ | $\begin{aligned} & A C \\ & A B \\ & 4 E \end{aligned}$ | $\begin{array}{ll} 4 & 3 \\ 4 & 3 \\ 5 & 3 \end{array}$ |  |  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { NOP } \\ & \text { OPA } \\ & \text { PHA } \\ & \text { PMP } \end{aligned}$ | No OPeration <br> A．or．M－A <br> $A \rightarrow M_{3}, S-1-S$ <br> $\mathrm{P}-\mathrm{M} . S-1-S$ | 09 | 22 |  | 43 |  | 3 | 2 |  |  |  | EA | 1 <br> 3 3 | $t$ | 01 | 52 |  | 52 | 12 | 52 |  |  |  |
| $\begin{aligned} & \text { PHW } \\ & \text { PHX } \\ & \text { PHY } \\ & \text { PHZ } \end{aligned}$ | $\begin{aligned} & M w-M s . S-2-S \\ & x-M s . S-1-S \\ & Y=M s . S-1-S \\ & z-M s . S-1-S \end{aligned}$ | F4 | 53 | FC | 73 |  |  |  |  |  |  | DA | $\begin{aligned} & 3 \\ & 3 \\ & 3 \end{aligned}$ | 1 |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { PLA } \\ & \text { PLP } \\ & \text { PLX } \\ & \text { PLY } \end{aligned}$ | $\begin{aligned} & S+1-S . M s_{3}-A \\ & S+1-S . M s_{3}-P \\ & S+1-S . M_{s}-x \\ & S+1-S . M_{s}-Y \end{aligned}$ |  |  |  |  |  |  |  |  |  |  | 38 | 3 3 3 3 | ！ |  |  |  |  |  |  |  |  |  |
| PLZ <br> คMB <br> AOL <br> คOR |  |  |  | $\begin{aligned} & 2 E \\ & 6 E \end{aligned}$ | $\begin{array}{ll} 5 & 3 \\ 5 & 3 \\ \hline \end{array}$ | $\begin{aligned} & \text { (a) } \\ & 26 \\ & 66 \\ & \hline \end{aligned}$ | 4 | 2 |  | ， |  | P | 3 | 1 |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { AOW } \\ & \text { 日TI } \\ & \text { RTN } \\ & \text { RTS } \\ & \hline \end{aligned}$ | $c-115 \cdot d-c$ <br> ReTurn from Interrupt AeTurn from KerNal AeTurn from Sube |  |  | E8 | $5 \quad 2$ |  |  |  |  |  |  | $40$ | $5$ | 1 |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { SEC } \\ & \text { SEC } \\ & \text { SED } \\ & \text { SEE } \\ & \hline \end{aligned}$ | $\begin{aligned} & A-M-1+C-A \\ & 1=C \\ & t \rightarrow D \\ & 1 \rightarrow E \end{aligned}$ | E9 2 | 22 | ED | 32 | ES | 3 | 2 |  |  |  |  | $\begin{aligned} & 1 \\ & 1 \\ & 2 \\ & \hline \end{aligned}$ | ， |  | 52 |  | 52 |  | 52 |  |  |  |
| SEI <br> SMB <br> STA <br> STX | $\begin{aligned} & x \rightarrow 1 \\ & t-M b \\ & A-M \\ & x \rightarrow M \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 80 \\ & B E \end{aligned}$ | $\begin{array}{ll} 4 & 3 \\ 4 & 3 \\ \hline \end{array}$ | ${ }_{86}^{\text {（b）}}$ | 4 3 3 |  |  |  |  | ${ }^{8}$ | 2 | ＊ | 31 | 52 | 91 | 52 | 92 | 52 |  | 6 | 2 |
| $\begin{aligned} & \text { STY } \\ & \text { STZ } \\ & \text { TAB } \\ & \text { TAX } \end{aligned}$ | $\begin{aligned} & Y-M \\ & Z-M \\ & A-B \\ & A-X \end{aligned}$ |  |  | $\begin{aligned} & 8 \mathrm{C} \\ & 9 \mathrm{C} \end{aligned}$ | $\begin{array}{\|ll\|} \hline 4 & 3 \\ 4 & 3 \end{array}$ |  | 3 |  |  |  |  | $\frac{3 A}{2 A}$ | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ | ， |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { TAY } \\ & \text { TAZ } \\ & \text { TBA } \\ & \text { TAB } \end{aligned}$ | $\begin{aligned} & A-Y \\ & A-Z \\ & B-A \\ & Z \text { and } M \rightarrow M \end{aligned}$ |  |  | ${ }^{1} \mathrm{C}$ | 5． 3 ＋ |  | 4 |  |  |  |  | $\begin{aligned} & 48 \\ & 18 \\ & 18 \end{aligned}$ | $\begin{aligned} & \hline 5 \\ & 1 \\ & 1 \end{aligned}$ | ， |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 758 \\ & 75 x \\ & 75 x \\ & 7 x, 4 \end{aligned}$ | $\begin{aligned} & A \text { or } M-M \\ & S-X \\ & S-Y \\ & x-A \end{aligned}$ |  |  |  | 531 |  |  | ｜ |  |  |  |  | $\begin{aligned} & t \\ & i \\ & 1 \end{aligned}$ | ， |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { T×S } \\ & \text { TYA } \\ & \text { TッS } \\ & \hdashline \sim 2 \end{aligned}$ | $\begin{aligned} & x-5 \\ & y-4 \\ & y-5 \\ & z-2 \end{aligned}$ |  |  |  | i |  |  |  |  |  | 2 | $\begin{aligned} & 18 \\ & 6 \\ & \hline 18 \\ & \hline \end{aligned}$ |  | ， |  |  |  |  |  |  |  |  |  |



## ORDERING INFORMATION

The CSG 65CE02 is available in a plastic 40 -pin dual-in-line package with operating frequencies of $2,4,6$, 8 or 10 MHz . These versions are coded into the part number as follows:

65CE02


For more information contact

## Commodore Semiconductor Group

950 Rittenhouse Road
Norristown, PA 19403
Tet: 215/666-7950
TWX 510-660-4168
FAX 215/647-0791

COMMODORE SEMICONDUCTOR GFOUF reserves the right to make cnanges to improve reliability. function or design: COMMODORE SEMCONDUCTOF GROUP does not assume any habiity ansing out of the application. Tr use of this procuct esener cas : convey any iserse uncer its patent fight nor thes nghts of others

