



950 Rittenhouse Rd., Norristown, PA 19403 • Tel.: 215/666-7950 • TWX: 510/660-4168

## 6526 COMPLEX INTERFACE ADAPTER (CIA)

### DESCRIPTION

The 6526 Complex Interface Adapter (CIA) is a 65XX bus compatible peripheral Interface device with extremely flexible timing and I/O capabilities.

### FEATURES

- 16 Individually programmable I/O lines
- 8 or 16-Bit handshaking on read or write
- 2 independent, linkable 16-Bit interval timers
- 24-hour (AM/PM) time of day clock with programmable alarm
- 8-Bit shift register for serial I/O
- 2TTL Load capability
- CMOS compatible I/O lines
- 1 or 2 MHz operation available

### ORDERING INFORMATION

MXS 6526

FREQUENCY RANGE  
NO SUFFIX = 1MHz  
A = 2MHz


PACKAGE DESIGNATOR  
C = CERAMIC  
P = PLASTIC

### PIN CONFIGURATION

VSS	1	40	CNT
PA0	2	39	SP
PA1	3	38	RS0
PA2	4	37	RS1
PA3	5	36	RS2
PA4	6	35	RS3
PA5	7	34	RES
PA6	8	33	D0
PA7	9	32	D1
PB0	10	31	D2
PB1	11	30	D3
PB2	12	29	D4
PB3	13	28	D5
PB4	14	27	D6
PB5	15	26	D7
PB6	16	25	Ø2
PB7	17	24	FLAG
PC	18	23	CS
TOD	19	22	R/W
VCC	20	21	IRQ



# 6526 BLOCK DIAGRAM



## MAXIMUM RATINGS

Supply Voltage, $V_{CC}$	-0.3V to +7.0V
Input/Output Voltage, $V_{IN}$	-0.3V to +7.0V
Operating Temperature, $T_{OP}$	0°C to 70°C
Storage Temperature, $T_{STG}$	-55°C to 150°C

All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

## COMMENT


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS ( $V_{CC} \pm 5\%$ , $V_{SS} = 0V$ , $T_A = 0-70^\circ\text{C}$ )


Characteristic	Symbol	Min.	Typ.	Max.	Unit
Input High Voltage	$V_{IH}$	+2.4	—	$V_{CC}$	V
Input Low Voltage	$V_{IL}$	-3	—	$V_{SS} + .4$	V
Input Leakage Current; $V_{IN} = V_{SS} + 5V$ ( $\overline{TOD}$ , $R/W$ , $\overline{FLAG}$ , $\overline{\phi 2}$ , $\overline{RES}$ , $RS_0$ - $RS_3$ , $\overline{CS}$ )	$I_{IN}$	—	1.0	2.5	$\mu A$
Input Leakage Current for High Impedance State (Three State); $V_{IN} = .4V$ to $2.4V$ ; ( $D_0$ - $D_7$ , $SP$ )	$I_{TSI}$	—	$\pm 1.0$	$\pm 10.0$	$\mu A$
Output High Voltage $V_{CC} = \text{MIN}$ , $I_{LOAD} < -200\mu A$ ( $PA_0$ - $PA_7$ , $\overline{PC}$ , $PB_0$ - $PB_7$ , $D_0$ - $D_7$ )	$V_{OH}$	+2.4	—	$V_{CC}$	V
Output Low Voltage $V_{CC} = \text{MIN}$ , $I_{LOAD} < 3.2mA$	$V_{OL}$	$V_{SS}$	—	$V_{SS} + .4$	V
Output High Current (Sourcing); $V_{OH} > 2.4V$ ( $PA_0$ - $PA_7$ , $PB_0$ - $PB_7$ , $\overline{PC}$ , $D_0$ - $D_7$ )	$I_{OH}$	-200	-1000	—	$\mu A$
Output Low Current (Sinking); $V_{OL} < .4V$ ( $PA_0$ - $PA_7$ , $\overline{PC}$ , $PB_0$ - $PB_7$ , $D_0$ - $D_7$ )	$I_{OL}$	3.2	—	—	mA
Clock Input Capacitance	$C_{CIK}$	—	18	30	pf
Input Capacitance	$C_{IN}$	—	7	10	pf
Output Capacitance	$C_{OUT}$	—	7	10	pf
Power Supply Current	$I_{CC}$	—	70	100	mA



## WRITE TIMING DIAGRAM



## READ TIMING DIAGRAM



\*NOTE:  $T_{ACC}$  is measured from the latest occurring signal; i.e.,  $\phi_2$ ,  $\overline{CS}$ , or ADDRESS.



Parameter	Symbol	1 MHz		2 MHz		Units
		Min.	Max.	Min.	Max.	
<b>Ø2 CLK</b>						
Cycle Time	TCYC	1	20	.5	20	µS
Rise + Fall Time	TR, TF	—	25	—	25	nS
Clock Pulse Width	TC	.470	10	.235	10	µS
<b>WRITE TIMING</b>						
Write Pulse Width	TW	450	—	225	—	nS
Address Valid before negative transition of clock	TVA	450	—	225	—	nS
Address Hold Time	TAH	10	—	5	—	nS
Data Valid Before negative transition of clock	TVD	150	—	75	—	nS
Data Hold Time	TDH	0	—	0	—	nS
Peripheral Data valid after negative transition of clock	TPD	—	1	—	.5	µS
<b>READ TIMING</b>						
R/W Set Up Time	TRS	0	—	0	—	nS
R/W Hold Time	TRH	0	—	0	—	nS
Address Valid before negative transition of clock	TVA	550	—	275	—	nS
Address Hold Time	TAH	10	—	5	—	nS
Data Access from Address, $\overline{CS}$ , or Ø2	TACC	—	450	—	225	nS
Data Hold Time	TDH	50	—	25	—	nS
Peripheral Data Valid before positive clock transition	TVP	300	—	150	—	nS

## REGISTER MAP

RS <sub>3</sub>	RS <sub>2</sub>	RS <sub>1</sub>	RS <sub>0</sub>	REG	
0	0	0	0	0	PRA PERIPHERAL DATA REG A
0	0	0	1	1	PRB PERIPHERAL DATA REG B
0	0	1	0	2	DDRA DATA DIRECTION REG A
0	0	1	1	3	DDRB DATA DIRECTION REG B
0	1	0	0	4	TA LO TIMER A LOW REGISTER
0	1	0	1	5	TA HI TIMER A HIGH REGISTER
0	1	1	0	6	TB LO TIMER B LOW REGISTER
0	1	1	1	7	TB HI TIMER B HIGH REGISTER
1	0	0	0	8	TOD 10THS 10THS OF SECONDS REGISTER
1	0	0	1	9	TOD SEC SECONDS REGISTER
1	0	1	0	A	TOD MIN MINUTES REGISTER
1	0	1	1	B	TOD HR HOURS — AM/PM REGISTER
1	1	0	0	C	SDR SERIAL DATE REGISTER
1	1	0	1	D	ICR INTERRUPT CONTROL REGISTER
1	1	1	0	E	CRA CONTROL REG A
1	1	1	1	F	CRB CONTROL REG B

## 6526 FUNCTIONAL DESCRIPTION

### I/O Ports (PRA, PRB, DDRA, DDRB):

Ports A and B each consist of an 8-bit Peripheral Data Register (PR) and an 8-bit Data Direction Register (DDR). If a bit in the DDR is set to a one, then the corresponding bit in the PR is defined as an output, if a DDR bit is set to a zero, the corresponding PR bit is defined as an input. On a READ, the PR reflects the information present on the actual port pins (PA0-PA7, PB0-PB7) for both input and output bits. Port A and Port B have passive pull-up devices as well as active pull-ups, providing both CMOS and TTL compatibility. Both ports have two TTL load drive capability. In Addition to normal I/O operation, PB6 and PB7 also provide timer output functions.



## Handshaking:

Handshaking on data transfers can be accomplished using the  $\overline{PC}$  output pin and the  $\overline{FLAG}$  input pin.  $\overline{PC}$  will go low for two cycles following a read or write of PORT B. This signal can be used to indicate "data ready" at PORT B or "data accepted" from PORT B. Handshaking on 16-bit data transfers (using both PORT A and PORT B) is possible by always reading or writing PORT A first.  $\overline{FLAG}$  is a negative edge sensitive input which can be used for receiving the  $\overline{PC}$  output from another 6526, or as a general purpose interrupt input. Any negative transition on  $\overline{FLAG}$  will set the  $\overline{FLAG}$  interrupt bit.

REG	NAME	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	PRA	PA <sub>7</sub>	PA <sub>6</sub>	PA <sub>5</sub>	PA <sub>4</sub>	PA <sub>3</sub>	PA <sub>2</sub>	PA <sub>1</sub>	PA <sub>0</sub>
1	PRB	PB <sub>7</sub>	PB <sub>6</sub>	PB <sub>5</sub>	PB <sub>4</sub>	PB <sub>3</sub>	PB <sub>2</sub>	PB <sub>1</sub>	PB <sub>0</sub>
2	DDRA	DPA <sub>7</sub>	DPA <sub>6</sub>	DPA <sub>5</sub>	DPA <sub>4</sub>	DPA <sub>3</sub>	DPA <sub>2</sub>	DPA <sub>1</sub>	DPA <sub>0</sub>
3	DDRB	DPB <sub>7</sub>	DPB <sub>6</sub>	DPB <sub>5</sub>	DPB <sub>4</sub>	DPB <sub>3</sub>	DPB <sub>2</sub>	DPB <sub>1</sub>	DPB <sub>0</sub>

## INTERVAL TIMERS (TIMER A, TIMER B)

Each interval timer consists of a 16-bit read-only Timer and a 16-bit write-only Prescaler. Data written to a timer register sets the prescaler, while data read from a timer register reflects the contents of the timer itself. The timers can be used independently or linked for extended operations. Each timer has a control register associated with it, providing independent control of functions. These functions include:

### Start/Stop:

A control bit allows the timer to be started or stopped by the microprocessor at any time.

### PB On/Off:

A control bit allows the timer output to appear on a PORT B output line (PB<sub>6</sub> for TIMER A and PB<sub>7</sub> for TIMER B). This function overrides the DDRB control bit and forces the appropriate PB line to an output.

### Toggle/Pulse:

A control bit selects the output applied to PORT B. On every timer underflow the output can either toggle or generate a single positive pulse of one cycle duration. The toggle output is set high whenever the timer is started.

### One-Shot/Continuous:

A control bit selects either timer mode. In one-shot mode, the timer will count down from the prescaler value to zero, generate an interrupt, reload the prescaler value, then stop. In continuous mode, the timer will count from the prescaler value to zero, generate an interrupt, reload the prescaler value and repeat the procedure continuously.

## Force Load:

A strobe bit allows the prescaler to be loaded into the timer at any time, whether the timer is running or not.

## Input Mode:

Control bits allow selection of the clock used to decrement the timer. TIMER A can count 02 clock pulses or external pulses applied to the  $\overline{CNT}$  pin. TIMER B can count 02 pulses, external  $\overline{CNT}$  pulses, TIMER A underflow pulses the TIMER A underflow pulses while the  $\overline{CNT}$  pin is held low.

The value of the prescaler is loaded into the timer on any timer underflow, on a force load or following a write to the high byte of the prescaler when the timer is stopped. If the timer is running, a write to the high byte will update the prescaler, but not reload the timer.

### READ (TIMER)

REG	NAME	TAL <sub>7</sub>	TAL <sub>6</sub>	TAL <sub>5</sub>	TAL <sub>4</sub>	TAL <sub>3</sub>	TAL <sub>2</sub>	TAL <sub>1</sub>	TAL <sub>0</sub>
4	TA LO	TAL <sub>7</sub>	TAL <sub>6</sub>	TAL <sub>5</sub>	TAL <sub>4</sub>	TAL <sub>3</sub>	TAL <sub>2</sub>	TAL <sub>1</sub>	TAL <sub>0</sub>
5	TA HI	TAH <sub>7</sub>	TAH <sub>6</sub>	TAH <sub>5</sub>	TAH <sub>4</sub>	TAH <sub>3</sub>	TAH <sub>2</sub>	TAH <sub>1</sub>	TAH <sub>0</sub>
6	TB LO	TBL <sub>7</sub>	TBL <sub>6</sub>	TBL <sub>5</sub>	TBL <sub>4</sub>	TBL <sub>3</sub>	TBL <sub>2</sub>	TBL <sub>1</sub>	TBL <sub>0</sub>
7	TB HI	TBH <sub>7</sub>	TBH <sub>6</sub>	TBH <sub>5</sub>	TBH <sub>4</sub>	TBH <sub>3</sub>	TBH <sub>2</sub>	TBH <sub>1</sub>	TBH <sub>0</sub>

### WRITE (PRESCALER)

REG	NAME	PAL <sub>7</sub>	PAL <sub>6</sub>	PAL <sub>5</sub>	PAL <sub>4</sub>	PAL <sub>3</sub>	PAL <sub>2</sub>	PAL <sub>1</sub>	PAL <sub>0</sub>
4	TA LO	PAL <sub>7</sub>	PAL <sub>6</sub>	PAL <sub>5</sub>	PAL <sub>4</sub>	PAL <sub>3</sub>	PAL <sub>2</sub>	PAL <sub>1</sub>	PAL <sub>0</sub>
5	TA HI	PAH <sub>7</sub>	PAH <sub>6</sub>	PAH <sub>5</sub>	PAH <sub>4</sub>	PAH <sub>3</sub>	PAH <sub>2</sub>	PAH <sub>1</sub>	PAH <sub>0</sub>
6	TB LO	PBL <sub>7</sub>	PBL <sub>6</sub>	PBL <sub>5</sub>	PBL <sub>4</sub>	PBL <sub>3</sub>	PBL <sub>2</sub>	PBL <sub>1</sub>	PBL <sub>0</sub>
7	TB HI	PBH <sub>7</sub>	PBH <sub>6</sub>	PBH <sub>5</sub>	PBH <sub>4</sub>	PBH <sub>3</sub>	PBH <sub>2</sub>	PBH <sub>1</sub>	PBH <sub>0</sub>

## Time of Day Clock (TOD):

The TOD clock is a special purpose timer for real-time applications. TOD consists of a 24-hour (AM/PM) clock with 1/10th second resolution. It is organized into 4 registers; i.e., 10ths of seconds, Seconds, Minutes and Hours. The AM/PM flag is in the MSB of the Hours register for easy bit testing. Each register reads out in BCD format to simplify conversion for driving displays, etc. The clock requires an external 60 Hz or 50 Hz (programmable) TTL level input on the TOD pin for accurate time-keeping. In addition to time-keeping, a programmable ALARM is provided for generating an interrupt at a desired time. The ALARM registers are located at the same addresses as the corresponding TOD registers. Access to the ALARM is governed by a Control Register bit. The ALARM is write-only; any read of a TOD address will read time regardless of the state of the ALARM access bit.

A specific sequence of events must be followed for proper setting and reading of TOD. TOD is automatically stopped whenever a write to the Hours register occurs. The clock will not start again until after a write to the 10ths of seconds register. This assures TOD will always start at the desired time. Since a carry



from one stage to the next can occur at any time with respect to a read operation, a latching function is included to keep all Time Of Day information constant during a read sequence. All four TOD registers latch on a read of Hours and remain latched until after a read of 10ths of seconds. The TOD clock continues to count when the output registers are latched. If only one register is to be read, there is no carry problem and the register can be read "on the fly," provided that any read of Hours is followed by a read of 10ths of seconds to disable the latching.

#### READ

##### REG NAME

8	TOD 10THS	0	0	0	0	T <sub>8</sub>	T <sub>4</sub>	T <sub>2</sub>	T <sub>1</sub>
9	TOD SEC	0	SH <sub>4</sub>	SH <sub>2</sub>	SH <sub>1</sub>	SL <sub>8</sub>	SL <sub>4</sub>	SL <sub>2</sub>	SL <sub>1</sub>
A	TOD MIN	0	MH <sub>4</sub>	MH <sub>2</sub>	MH <sub>1</sub>	ML <sub>8</sub>	ML <sub>4</sub>	ML <sub>2</sub>	ML <sub>1</sub>
B	TOD HR	PM	0	0	HH	HL <sub>8</sub>	HL <sub>4</sub>	HL <sub>2</sub>	HL <sub>1</sub>

#### WRITE

CRB<sub>7</sub>=0 TOD

CRB<sub>7</sub>=1 ALARM

(SAME FORMAT AS READ)

### Serial Port (SDR):

The serial port is a buffered, 8-bit synchronous shift register system. A control bit selects input or output mode. In input mode, data on the SP pin is shifted into the shift register on the falling edge of the signal applied to the CNT pin. After 8 CNT pulses, the data in the shift register is dumped into the Serial Data Register and an interrupt is generated. In the output mode, TIMER A is used for the baud rate generator. Data is shifted out on the SP pin at 1/2 the underflow rate of TIMER A. The maximum baud rate possible is 1024 divided by 4, but the maximum useable baud rate will be determined by line loading and the speed at which the receiver responds to input data. Transmission will start following a write to the Serial Data Register (provided TIMER A is running and in continuous mode). The clock signal derived from TIMER A appears as an output on the CNT pin. The data in the Serial Data Register will be loaded into the shift register then shift out to the SP pin when a CNT pulse occurs. Data shifted out becomes valid on the rising edge of CNT and remains valid until the next rising edge. After 8 CNT pulses, an interrupt is generated to indicate more data can be sent. If the Serial Data Register was loaded with new information prior to this interrupt, the new data will automatically be loaded into the shift register and transmission will continue. If the microprocessor stays one byte ahead of the shift register, transmission will be continuous. If no further data is to be transmitted, after the 8th CNT pulse, CNT will return low and SP will remain at the level of the last data bit transmitted. SDR data is shifted out MSB first and serial input data should also appear in this format.

The bidirectional capability of the Serial Port and CNT clock allows many 6526 devices to be connected to a common serial communication bus on which one 6526 acts as a master, sourcing data and shift clock, while all other 6526 chips act as slaves. Protocol for master/slave selection can be transmitted over the serial bus, or via dedicated handshaking lines.

##### REG NAME

C	SDR	S <sub>7</sub>	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>
---	-----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

### Interrupt Control (ICR):

There are five sources of interrupts on the 6526: underflow from TIMER A, underflow from TIMER B, TOD ALARM, Serial Port full/empty and FLAG. A single register provides masking and interrupt information. The Interrupt Control Register consists of a write-only MASK register and a read-only DATA register. Any interrupt will set the corresponding bit in the DATA register. Any interrupt which is enabled by the MASK register will set the IR bit (MSB) of the DATA register and bring the IRQ pin low. In a multi-chip system, the IR bit can be polled to detect which chip has generated an interrupt request. The interrupt DATA register is cleared and the IRQ line returns high following a read of the DATA register. Since each interrupt sets an interrupt bit regardless of the MASK, and each interrupt bit can be selectively masked to prevent the generation of a processor interrupt, it is possible to intermix polled interrupts with true interrupts. However, polling the IR bit will cause the DATA register to clear, therefore, it is up to the user to preserve the information contained in the DATA register if any polled interrupts were present.

The MASK register provides convenient control of individual mask bits. When writing to the MASK register, if bit 7 (SET/CLEAR) of the data written is a ZERO, any mask bit written with a one will be cleared, while those mask bits written with a zero will be unaffected. If bit 7 of the data written is a ONE, any mask bit written with a one will be set, while those mask bits written with a zero will be unaffected. In order for an interrupt flag to set IR and generate an Interrupt Request, the corresponding MASK bit must be set.

#### READ (INT DATA)

##### REG NAME

D	ICR	IR	0	0	FLG	SP	ALRM	TB	TA
---	-----	----	---	---	-----	----	------	----	----

#### WRITE (INT MASK)

##### REG NAME

D	ICR	S/C	X	X	FLG	SP	ALRM	TB	TA
---	-----	-----	---	---	-----	----	------	----	----



## CONTROL REGISTERS:

There are two control registers in the 6526, CRA and CRB. CRA is associated with TIMER A and CRB is associated with TIMER B, although there are additional functions. The register format is as follows:

### CRA:

Bit Name	Function
0 START	1=START TIMER A, 0=STOP TIMER A. This bit is automatically reset when underflow occurs during one-shot mode.
1 PBON	1=TIMER A output appears on PB6, 0=PB6 normal operation.
2 OUTMODE	1=TOGGLE, 0=PULSE
3 RUNMODE	1=ONE-SHOT, 0=CONTINUOUS
4 LOAD	1=FORCE LOAD (this is a STROBE input, there is no data storage, bit 4 will always read back a zero and writing a zero has no effect).
5 INMODE	1=TIMER A counts negative $\overline{\text{CNT}}$ transitions, 0=TIMER A counts $\emptyset 2$ pulses.
6 SPMODE	1=SERIAL PORT output ( $\overline{\text{CNT}}$ sources shift clock), 0=SERIAL PORT input (external shift clock required).
7 TODIN	1=50 Hz clock required on TOD pin for accurate time, 0=60 Hz clock required on TOD pin for accurate time.

### CRB:

Bit Name	Function															
	(Bits CRB0-CRB4 are identical to CRA0-CRA4 for TIMER B with the exception that bit 1 controls the output of TIMER B on PB7).															
5,6 INMODE	Bits CRB5 and CRB6 select one of four input modes for TIMER B as:															
	<table><tr><th>CRB6</th><th>CRB5</th><th></th></tr><tr><td>0</td><td>0</td><td>TIMER B counts 02 pulses.</td></tr><tr><td>0</td><td>1</td><td>TIMER B counts negative <math>\overline{\text{CNT}}</math> transistions.</td></tr><tr><td>1</td><td>0</td><td>TIMER B counts TIMER A underflow pulses.</td></tr><tr><td>1</td><td>1</td><td>TIMER B counts TIMER A underflow pulses while <math>\overline{\text{CNT}}</math> is low.</td></tr></table>	CRB6	CRB5		0	0	TIMER B counts 02 pulses.	0	1	TIMER B counts negative $\overline{\text{CNT}}$ transistions.	1	0	TIMER B counts TIMER A underflow pulses.	1	1	TIMER B counts TIMER A underflow pulses while $\overline{\text{CNT}}$ is low.
CRB6	CRB5															
0	0	TIMER B counts 02 pulses.														
0	1	TIMER B counts negative $\overline{\text{CNT}}$ transistions.														
1	0	TIMER B counts TIMER A underflow pulses.														
1	1	TIMER B counts TIMER A underflow pulses while $\overline{\text{CNT}}$ is low.														
7 ALARM	1=writing to TOD registers sets ALARM, 0=writing to TOD registers sets TOD clock.															

REG NAME	TOD IN	SP MODE	IN MODE	LOAD	RUN MODE	OUT MODE	PB ON	START
E CRA	0=60Hz	0=INPUT	0= $\emptyset 2$	1=FORCE LOAD	0=CONT.	0=PULSE	0=PB <sub>6</sub> OFF	0=STOP
	1=50Hz	1=OUTPUT	1= $\overline{\text{CNT}}$	(STROBE)	1=O.S.	1=TOGGLE	1=PB <sub>6</sub> ON	1=START

————— TA —————

REG NAME	ALARM	IN MODE	LOAD	RUN MODE	OUT MODE	PB ON	START
F CRB	0=TOD	0	0= $\emptyset 2$	1=FORCE LOAD	0=CONT.	0=PB <sub>7</sub> OFF	0=STOP
		0	1= $\overline{\text{CNT}}$				
		1	0=TA				
	1=ALARM	1	1= $\overline{\text{CNT}}$ TA	(STROBE)	1=O.S.	1=PB <sub>6</sub> ON	1=START

————— TB —————

All unused register bits are unaffected by a write and are forced to zero on a read.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



A COMMODORE COMPANY