6526 COMPLEX INTERFACE ADAPTER (CIA)



950 Rittenhouse Rd., Norristown, PA 19403 • Tel.: 215/666-7950 • TWX: 510/660-4168


6526 COMPLEX INTERFACE ADAPTER (CIA)

DESCRIPTION

The 6526 Complex Interface Adapter (CIA) is a 65XX bus compatible peripheral Interface device with extremely flexible timing and I/O capabilities.


FEATURES

- 16 Individually programmable I/O lines
- 8 or 16-Bit handshaking on read or write
- 2 independent, linkable 16-Bit interval timers
- 24-hour (AM/PM) time of day clock with programmable alarm
- 8-Bit shift register for serial I/O
- 2TTL Load capability
- CMOS compatible I/O lines
- 1 or 2 MHz operation available



CNT VSS 1 40 **d** 2 39 SP PA0 RS0 3 38 PA1 RS1 C 4 37 PA2 P RS2 5 36 PA3 RS3 35 6 PA4 RES 7 34 PA5 33 D0 8 PA6 9 32 D1 PA7 D2 10 31 6526 PB0 D3 30 PB1 11 D4 12 29 PB2 13 28 D5 PB3 Ś 27 D6 PB4 14 5 D7 26 d 15 PB5 B Ø2 25 PB6 16 FLAG PB7 17 24 CS PC 18 23 R/W TOD d 22 19 5 IRQ 21 VCC 20

PIN CONFIGURATION



MAXIMUM RATINGS

Supply Voltage, VCC	-0.3V to +7.0V
Input/Output Voltage, VIN	-0.3V to +7.0V
Operating Temperature, TOP	0°C to 70°C
Storage Temperature, TSTG	-55°C to 150°C


All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.


COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (V_{CC} \pm 5%, VSS = 0v, T_A = 0-70°C)

Characteristic	Symbol	Min.	Тур.	Max.	Unit
Input High Voltage	VIH	+ 2.4	_	VCC	V
Input Low Voltage	VIL	3		V _{SS} + .4	V
Input Leakage Current; $V_{IN} = V_{SS} + 5v$ (TOD, R/W, FLAG, Ø2, RES, RS ₀ -RS ₃ , CS)	lin	—	1.0	2.5	μA
Input Leakage Current for High Impedance State (Three State); $V_{IN} = .4v$ to 2.4v; (D ₀ -D ₇ , SP)	ITSI	_	± 1.0	± 10.0	μA
Output High Voltage VCC=MIN,ILOAD<-200uA(PA0-PA7,PC PB0-PB7, D0-D7)	∨он	+2.4		Vcc	V
Output Low Voltage VCC = MIN, ILOAD < 3.2mA	VOL	VSS		V _{SS} + .4	V
Output High Current (Sourcing); VOH > 2.4v (PA0-PA7, PB0-PB7, PC, D0-D7)	ЮН	-200	-1000	—	μA
Output Low_Current (Sinking); VOL < .4v (PA0-PA7, PC, PB0-PB7, D0-D7)	IOL	3.2	_	_	mA
Clock Input Capacitance	CCIk	_	18	30	pf
Input Capacitance	CIN	—	7	10	pf
Output Capacitance	COUT	—	7	10	pf
Power Supply Current	I _{CC}	_	70	100	mA





Parameter	Symbol	1M	Hz	2 MH	IZ	
		Min.	Max.	Min.	Max.	Units
Ø2 CLK Cycle Time Rise + Fall Time Clock Pulse Width	TCYC T _R , T _F T _C	1 .470	20 25 10	.5 .235	20 25 10	μS nS μS
WRITE TIMING						
Write Pulse Width	TW	450	_	225		nS
Address Valid before neg- ative transition of clock	TVA	450	_	225	—	nS
Address Hold Time	TAH	10	-	5	—	nS
Data Valid Before neg- ative transition of clock	TVD	150	—	75	—	nS
Data Hold Time	TDH	0	· · ·	0	—	nS
Peripheral Data valid after negative transition of clock	TPD	_	1	—	.5	μS
READ TIMING						
R/W Set Up Time	TRS	0	-	0	—	nS
R/W Hold Time	TRH	0	—	0	—	nS
Address Valid before neg- ative transition of clock	TVA	550	-	275	—	nS
Address Hold Time	ТАН	10	-	5	—	nS
Data Access from Address, \overline{CS} , or \emptyset_2	TACC	-	450	-	225	nS
Data Hold Time	TDH	50	-	25	—	nS
Peripheral Data Valid before positive clock transition	TVP	300	-	150	—	nS

REGISTER MAP

RS ₃	RS ₂	RS ₁	RS _O	REG		
0	0	0	0	0	PRA	PERIPHERAL DATA REG A
0	0	0	1	1	PRB	PERIPHERAL DATA REG B
0	0	1	0	2	DDRA	DATA DIRECTION REG A
0	0	1	1	3	DDRB	DATA DIRECTION REG B
0	1	0	0	4	TA LO	TIMER A LOW REGISTER
0	1	0	1	5	TA HI	TIMER A HIGH REGISTER
0	1	1	0	6	TB LO	TIMER B LOW REGISTER
0	1	1	1	7	тв ні	TIMER B HIGH REGISTER
1	0	0	0	8	TOD 10THS	10THS OF SECONDS REGISTER
1	0	0	1	9	TOD SEC	SECONDS REGISTER
1	0	1	0	A	TOD MIN	MINUTES REGISTER
1	0	1	1	В	TOD HR	HOURS — AM/PM REGISTER
1	1	0	0	С	SDR	SERIAL DATE REGISTER
1	1	0	1	D	ICR	INTERRUPT CONTROL REGISTER
1	1	1	0	E	CRA	CONTROL REG A
1	1	1	1	F	CRB	CONTROL REG B
				-	and the second se	

6526 FUNCTIONAL DESCRIPTION

I/O Ports (PRA, PRB, DDRA, DDRB):

Ports A and B each consist of an 8-bit Peripheral Data Register (PR) and an 8-bit Data Direction Register (DDR). If a bit in the DDR is set to a one, then the corresponding bit in the PR is defined as an output, if a DDR bit is set to a zero, the corresponding PR bit is defined as an input. On a READ, the PR reflects the information present on the actual port pins (PA0-PA7, PB0-PB7) for both input and output bits. Port A and Port B have passive pull-up devices as well as active pull-ups, providing both CMOS and TTL compatibility. Both ports have two TTL load drive capability. In Addition to normal I/O operation, PB6 and PB7 also provide timer output functions.

Handshaking:

Handshaking on data transfers can be accomplished using the PC output pin and the FLAG input pin. PC will go low for two cycles following a read or write of PORT B. This signal can be used to indicate "data ready" at PORT B or "data accepted" from PORT B. Handshaking on 16-bit data transfers (using both PORT A and PORT B) is possible by always reading or writing PORT A first. FLAG is a negative edge sensitive input which can be used for receiving the PC output from another 6526, or as a general purpose interrupt input. Any negative transition on FLAG will set the FLAG interrupt bit.

REG	NAME	D7	D ₆	D 5	D4	D ₃	D ₂	D 1	DO
0									PA ₀
1	PRB	PB7	PB ₆	PB ₅	PB ₄	PB ₃	PB ₂	PB ₁	PB ₀
2	DDRA	DPA7	DPA ₆	DPA5	DPA ₄	DPA3	DPA ₂	DPA ₁	DPA ₀
3	DDRB	DPB7	DPB ₆	DPB5	DPB ₄	DPB3	DPB ₂	DPB ₁	DPB ₀

INTERVAL TIMERS (TIMER A, TIMER B)

Each interval timer consists of a 16-bit read-only Timer and a 16-bit write-only Prescaler. Data written to a timer register sets the prescaler, while data read from a timer register reflects the contents of the timer itself. The timers can be used independenty or linked for extended operations. Each timer has a control register associated with it, providing independent control of functions. These functions include:

Start/Stop:

A control bit allows the timer to be started or stopped by the microprocessor at any time.

PB On/Off:

A control bit allows the timer output to appear on a PORT B output line (PB6 for TIMER A and PB7 for TIMER B). This function overrides the DDRB control bit and forces the appropriate PB line to an output.

Toggle/Pulse:

A control bit selects the output applied to PORT B. On every timer underflow the output can either toggle or generate a single positive pulse of one cycle duration. The toggle output is set high whenever the timer is started.

One-Shot/Continuous:

A control bit selects either timer mode. In one-shot mode, the timer will count down from the prescaler value to zero, generate an interrupt, reload the prescaler value, then stop. In continuous mode, the timer will count from the prescaler value to zero, generate an interrupt, reload the prescaler value and repeat the procedure continuously.

Force Load:

A strobe bit allows the prescaler to be loaded into the timer at any time, whether the timer is running or not.

Input Mode:

Control bits allow selection of the clock used to decrement the timer. TIMER A can count \emptyset 2 clock pulses or external pulses applied to the \overline{CNT} pin. TIMER B can count \emptyset 2 pulses, external CNT pulses, TIMER A underflow pulses the TIMER A underflow pulses while the \overline{CNT} pin is held low.

The value of the prescaler is loaded into the timer on any timer underflow, on a force load or following a write to the high byte of the prescaler when the timer is stopped. If the timer is running, a write to the high byte will update the prescaler, but not reload the timer.

READ (TIMER)

REG NAME

4	TA LO								
5	TA HI								
6	TB LO	TBL7	TBL6	TBL5	TBL4	TBL3	TBL ₂	TBL1	TBL0
7	TB HI	TBH7	TBH6	TBH5	TBH4	твнз	TBH ₂	TBH ₁	TBH ₀
1445		00415	-						

WRITE (PRESCALER)

REG NAME

4	TA LO	PAL ₇	PAL ₆	PAL ₅	PAL ₄	PAL3	PAL ₂	PAL1	PALO
5	TA HI	PAH ₇	PAH ₆	PAH ₅	PAH ₄	PAH3	PAH ₂	PAH ₁	PAH ₀
6	TB LO	PBL ₇	PBL6	PBL5	PBL ₄	PBL3	PBL ₂	PBL1	PBL0
7	TB HI	PBH ₇	PBH ₆	PBH ₅	PBH ₄	PBH ₃	PBH ₂	PBH ₁	PBH ₀

Time of Day Clock (TOD):

The TOD clock is a special purpose timer for realtime applications. TOD consists of a 24-hour (AM/PM) clock with 1/10th second resolution. It is organized into 4 registers; i.e., 10ths of seconds, Seconds, Minutes and Hours. The AM/PM flag is in the MSB of the Hours register for easy bit testing. Each register reads out in BCD format to simplify conversion for driving displays, etc. The clock requires an external 60 Hz or 50 Hz (programmable) TTL level input on the TOD pin for accurate time-keeping. In addition to time-keeping, a programmable ALARM is provided for generating an interrupt at a desired time. The ALARM registers are located at the same addresses as the corresponding TOD registers. Access to the ALARM is governed by a Control Register bit. The ALARM is write-only: any read of a TOD address will read time regardless of the state of the ALARM access bit.

A specific sequence of events must be followed for proper setting and reading of TOD. TOD is automatically stopped whenever a write to the Hours register occurs. The clock will not start again until after a write to the 10ths of seconds register. This assures TOD will always start at the desired time. Since a carry from one stage to the next can occur at any time with respect to a read operation, a latching function is included to keep all Time Of Day information constant during a read sequence. All four TOD registers latch on a read of Hours and remain latched until after a read of 10ths of seconds. The TOD clock continues to count when the output registers are latched. If only one register is to be read, there is no carry problem and the register can be read "on the fly," provided that any read of Hours is followed by a read of 10ths of seconds to disable the latching.

READ

REG	NAME								
	TOD 10THS	0	0	0	0	T ₈	T ₄	T ₂	T ₁
	TOD SEC	0	SH ₄	SH ₂	SH1	SL8	SL4	SL ₂	SL1
\	TOD MIN	0	MH ₄	MH ₂	MH ₁	ML ₈	ML ₄	ML ₂	ML ₁
3	TOD HR	PM		0	HH	HL ₈	HL ₄	HL ₂	HL ₁
	IEG	TOD SEC TOD MIN	TOD 10THS 0 TOD SEC 0 TOD MIN 0	TOD 10THS 0 0 TOD SEC 0 SH4 TOD MIN 0 MH4	TOD 10THS 0 0 0 TOD SEC 0 SH4 SH2 TOD MIN 0 MH4 MH2	TOD 10THS 0 0 0 0 0 TOD SEC 0 SH4 SH2 SH1 TOD MIN 0 MH4 MH2 MH1	TOD 10THS 0 0 0 0 Tage TOD SEC 0 SH4 SH2 SH1 SL8 TOD MIN 0 MH4 MH2 MH1 ML8	TOD 10THS 0 0 0 0 Tage Tage TOD SEC 0 SH4 SH2 SH1 SL8 SL4 TOD MIN 0 MH4 MH2 MH1 ML8 ML4	TOD 10THS 0 0 0 Tage Tage <thtage< th=""> <thtage<< td=""></thtage<<></thtage<>

WRITE

CRB7=0 TOD CRB7=1 ALARM (SAME FORMAT AS READ)

Serial Port (SDR):

The serial port is a buffered, 8-bit synchronous shift register system. A control bit selects input or output mode. In input mode, data on the SP pin is shifted into the shift register on the falling edge of the signal applied to the CNT pin. After 8 CNT pulses, the data in the shift register is dumped into the Serial Data Register and an interrupt is generated. In the output mode, TIMER A is used for the baud rate generator. Data is shifted out on the SP pin at ¹/₂ the underflow rate of TIMER A. The maximum baud rate possible is $\emptyset 2$ divided by 4, but the maximum useable baud rate will be determined by line loading and the speed at which the receiver responds to input data. Transmission will start following a write to the Serial Data Register (provided TIMER A is running and in continuous mode). The clock signal derived from TIMER A appears as an output on the CNT pin. The data in the Serial Data Register will be loaded into the shift register then shift out to the SP pin when a CNT pulse occurs. Data shifted out becomes valid on the rising edge of CNT and remains valid until the next rising edge. After 8 CNT pulses, an interrupt is generated to indicate more data can be sent. If the Serial Data Register was loaded with new information prior to this interrupt, the new data will automatically be loaded into the shift register and transmission will continue. If the microprocessor stays one byte ahead of the shift register, transmission will be continuous. If no further data is to be transmitted, after the 8th CNT pulse, CNT will return low and SP will remain at the level of the last data bit transmitted. SDR data is shifted out MSB first and serial input data should also appear in this format. <u>The bidirectional capability of the Serial Port and</u> CNT clock allows many 6526 devices to be connected to a common serial communication bus on which one 6526 acts as a master, sourcing data and shift clock, while all other 6526 chips act as slaves. Protocol for master/slave selection can be transmitted over the serial bus, or via dedicated handshaking lines.

REG	NAME								
С	SDR	\$ ₇	s ₆	\$ ₅	S4	s ₃	s ₂	s ₁	s ₀

Interrupt Control (ICR):

There are five sources of interrupts on the 6526: underflow from TIMER A, underflow from TIMER B, TOD ALARM, Serial Port full/empty and FLAG. A single register provides masking and interrupt information. The Interrupt Control Register consists of a write-only MASK register and a read-only DATA register. Any interrupt will set the corresponding bit in the DATA register. Any interrupt which is enabled by the MASK register will set the IR bit (MSB) of the DATA register and bring the IRQ pin low. In a multi-chip system, the IR bit can be polled to detect which chip has generated an interrupt request. The interrupt DATA register is cleared and the IRQ line returns high following a read of the DATA register. Since each interrupt sets an interrupt bit regardless of the MASK, and each interrupt bit can be selectively masked to prevent the generation of a processor interrupt, it is possible to intermix polled interrupts with true interrupts. However, polling the IR bit will cause the DATA register to clear, therefore, it is up to the user to preserve the information contained in the DATA register if any polled interrupts were present.

The MASK register provides convenient control of individual mask bits. When writing to the MASK register, if bit 7 (SET/CLEAR) of the data written is a ZERO, any mask bit written with a one will be cleared, while those mask bits written with a zero will be unaffected. If bit 7 of the data written is a ONE, any mask bit written with a one will be set, while those mask bits written with a zero will be unaffected. In order for an interrupt flag to set IR and generate an Interrupt Request, the corresponding MASK bit must be set.

READ (INT DATA) REG NAME D ICR IR 0 0 FLG SP ALRM TB TA WRITE (INT MASK)



CONTROL REGISTERS:

There are two control registers in the 6526, CRA and CRB. CRA is associated with TIMER A and CRB is associated with TIMER B, although there are additional functions. The register format is as follows:

CRA: Bit Name	Function									
0 START	1=START TIMEF during one-shot		P TIMER A. 1	This bit is au	utomatically re	set when unde	erflow occurs			
1 PBON	1=TIMER A outp	out appears	s on PB6, 0=	PB6 norma	al operation.					
2 OUTMODE 3 RUNMODE	1=TOGGLE, 0=I 1=ONE-SHOT, (=CONTIN			dete ete ere de	- 14 4 11 - 1				
4 LOAD	1=FORCE LOAD zero and writing	a zero has	no effect).				s read dack a			
5 INMODE 6 SPMODE	1=TIMER A cou 1=SERIAL POR						nal shift clock			
7 TODIN	required).									
	accurate time.									
CRB: Bit Name Function										
	(Bits CRB0-Cl exception				or TIMER B w MER B on PB					
5,6 INMODE	Bits CRB5 and (CRB6 CRB5		ct one of four	r input mod	es for TIMER	B as:				
	0 0	TIME	ER B counts		NT transistion	e				
	1 0	TIME	ER B counts	TIMER A U	inderflow puls	es	io low			
7 ALARM	1=writing to TO				nderflow puls to TOD registe					
TO REG NAME IN		IN MODE	LOAD	RUN MODE		PB ON	START			
					0=PULSE		0=STOP			
E CRA 0=6	0Hz 0=INPUT	0=ø2	1=FORCE LOAD		U=PULSE	0=PB6OFF	0-310F			
1=5	0Hz 1=OUTPUT	1=CNT	(STROBE)	1=0.S.	1=TOGGLE	1=PB ₆ ON	1=START			
		L			- TA					

REG NAME ALARM	IN N	IODE	LOAD	RUN MODE	OUT MODE	PB ON	START	
F CRB 0=TOD	0	0=Ø2	1=FORCE	0=CONT.	0=PULSE	0=PB7 OFF	0=STOP	
a sector de la construcción	0	1=CNT	LOAD	Sector Sector		terrelation from		
	1	0=TA	and the second	1		Sec. In The		
1=	1	1=CNT	(STROBE)	1=0.S.	1=TOGGLE	$1 = PB_6 ON$	1=START	
ALARM		TA						
L TB								

All unused register bits are unaffected by a write and are forced to zero on a read.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.